

Fast Fourier Transform on FPGA: Design Choices and Evaluation

Peter A. Milder, Franz Franchetti, James C. Hoe, Markus Püschel

Carnegie Vellon () Electrical & Computer ENGINEERING

Problem Statement

- The discrete Fourier transform (DFT) is among the most important tools in signal processing
- DFT has many algorithms (FFTs) and design choices
- How to represent, generate, and evaluate the design space for given user constraints?
- Results: 1) FFT IP core generator: "point and click"

2) FFT implementation guidelines

Abstraction Level	Options	Objectives / Constraints	Suggestions
Algorithmic	algorithm	-minimize latency or cost -maximize throughput	Pease FFT Iterative FFT
	radix	-reduce cost	find by exploration (typically 2, 4, or 8)
Architectural	horizontal-reuse	-minimize latency or cost -maximize throughput	yes no, fully-streamed instead
	streaming width	-balance cost/performance	set to desired tradeoff
FPGA-mapping	complex multiply	-mult. blocks plentiful -otherwise	4 mults, 2 adds 3 mults, 5 adds
	permutation	-BRAM plentiful -otherwise	memory-based method FIFO-based method


Algorithmic Level

Discrete Fourier Transform (DFT)

$$y = DFT_n x$$
, $DFT_n = [(exp(2\pi\sqrt{-1}/n)^{k\ell}]_{0 \le k, \ell < n}$

Fast Fourier Transform (FFT) Algorithms


Matrix factorization




Representation as matrix formula

$$DFT_4 = (DFT_2 \otimes I_2)T_2^4(I_2 \otimes DFT_2)L_{4,2}$$

Formula describes combinational datapath



Pease FFT [2]:




Iterative FFT [3]:

$$DFT_{r^t} = L_{r^t,r} \left(\prod_{k=0}^{t-2} (I_{r^{t-1}} \otimes DFT_r) D_{n,k} (I_{r^k} \otimes L_{r^{t-k},r^{t-k-1}}) \right)$$
$$\left(I_{r^{k+1}} \otimes L_{r^{t-k-1},r} \right) \left(I_{r^{t-1}} \otimes DFT_r \right) R_{r^t,r}$$


Architectural Level

Formal View of Streaming a size $n = (m \times r)$ $r \in A_r$ as streamed vector, size $n = (m \times r)$ $r \in A_r$ $r \in A_r$


Combinational Datapath



Streaming: Throughput Optimized (Iterative FFT)




Horizontal Reuse: Latency optimized (Pease FFT)



FPGA Mapping

Method 1: RAM-Based [4]


Stride permutation




propertycoststorage2n wordslogiclow, "optimal"controllow, "optimal"

Example: $L_{256.2}$ with w = 4 ports

Method 2: FIFO-Based [5]



propertycoststoragen/2 words, "optimal"logichighcontrolhigh




Other FPGA-Mapping Options

(b) DSD_k block

- Complex multiplication (2 options)
- Twiddle factor storage (3 options)

FFT IP Core Generator


(c) SEU_k block



Prototype at: www.spiral.net/hardware/dftgen.html


Evaluation

- Synthesis: Xilinx ISE version 8.1i
- Spiral generated FFT IP cores vs. Xilinx LogiCore FFT 3.2
- Gap (1 / throughput) versus area
- Pareto-optimal points




- ♦ (diamond): streaming only
- (circle): streaming + hor. reuse





n = 256

Gap [microseconds]



Cost / performance comparable to benchmarks. High degree of control over tradeoffs.

References

- 1. C. Van Loan. Computational Framework of the Fast Fourier Transform. SIAM, 1992
- 2. M. C. Pease. An Adaptation of the fast Fourier transform for parallel processing. *ACM*, 15(2), April 1968.
- P. A. Milder, F. Franchetti, J. C. Hoe, and M. Püschel. **Discrete Fourier transform compiler: from mathematical representation to efficient hardware.** CSSI Technical Report #CSSI 07-01, Carnegie Mellon University, January 2007. Available at http://www.ece.cmu.edu/~pam/papers/dftcomp.pdf.
- 4. M. Püschel, P. A. Milder, and J. C. Hoe. **Permuting streaming data using RAMs.** Journal submission under preparation.
- 5. T. Järvinen, P. Salmela, H. Sorokin, and J. Takala. **Stride permutation networks for array processors**. In Proc. IEEE Intl. Conf. on Application-Specific Systems, Architectures and Processors, 2004.

This work was supported by DARPA under DOI grant NBCH-1050009 and by NSF awards ACR-0234293 and ITR/ACI-0325687.